

April 1984 Revised July 2001

# DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

### **General Description**

This dual 4-bit register features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide this register with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS874B are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

### **Features**


- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Asynchronous clear

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74ALS874BWM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74ALS874BNT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



# **Function Table**


	Inputs					
CLR	D	CLK	ос	Q		
Х	Х	Х	Н	Z		
L	Х	Х	L	L		
Н	Н	1	L	Н		
Н	L	1	L	L		
Н	Х	L	L	$Q_0$		


- L = LOW State
  H = HIGH State
  X = Don't Care
  ↑ = Positive Edge Transition
  Z = High Impedance State
  Q<sub>0</sub> = Previous Condition of Q


# 1 OUTPUT 2

103 \_\_\_\_

**Logic Diagram** 1 CLOCK 23







## **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V 7V Input Voltage Voltage Applied to Disabled Output 5.5V

Operating Free Air Temperature Range  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ -65°C to +150°C Storage Temperature Range

Typical  $\theta_{\text{JA}}$ 

N Package 51.0°C/W

86.5°C/W M Package

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Paramete	er	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Curre	nt			-2.6	mA
I <sub>OL</sub>	LOW Level Output Currer	nt			24	mA
f <sub>CLK</sub>	Clock Frequency		0		30	MHz
t <sub>WCLK</sub>	Width of Clock Pulse	HIGH	16.5			ns
		LOW	16.5			ns
t <sub>WCLR</sub>	Width of Clear Pulse	LOW	10			ns
t <sub>SU</sub>	Data Setup Time (Note 2)	)	15↑			ns
t <sub>H</sub>	Data Hold Time (Note 2)		0↑			ns
t <sub>SU</sub>	Clear Inactive		12			ns
T <sub>A</sub>	Free Air Operating Tempe	erature	0		70	°C

Note 2: The (1) arrow indicates the positive edge of the Clock is used for reference.

### **Electrical Characteristics**


over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Symbol	Parameter	Condition	ns	Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = 4.5V	I <sub>OH</sub> = Max	2.4	3.2		V
	Output Voltage	$V_{IL} = V_{IL} Max$		2.4	3.2		V
		V <sub>CC</sub> = 4.5V to 5.5V	$I_{OH} = -400 \mu A$	V <sub>CC</sub> - 2			V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = 4.5V	I <sub>OL</sub> = 12 mA		0.25	0.4	V
	Output Voltage	$V_{IH} = 2V$			0.23	0.4	V
			$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
I <sub>I</sub>	Input Current @ Maximum	$V_{CC} = 5.5V, V_{IH} = 7V$	•			0.1	mA
	Input Voltage				0.1	IIIA	
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
l <sub>OZH</sub>	OFF-State Output Current	$V_{CC} = 5.5V, V_{IH} = 2V$				20	
	HIGH Level Voltage Applied	V <sub>O</sub> = 2.7V				20	μА
l <sub>OZL</sub>	OFF-State Output Current $V_{CC} = 5.5V, V_{IH} = 2V$				-20	μА	
	LOW Level Voltage Applied	$V_O = 0.4V$				-20	μА
Icc	Supply Current	V <sub>CC</sub> = 5.5V	Outputs HIGH		14	21	mA
		Outputs OPEN	Outputs LOW		19	30	mA
			Outputs Disabled		20	32	mA

## **Switching Characteristics**

over recommended operating free air temperature range.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 4.5V to 5.5V			30	MHz	
t <sub>PLH</sub>	Propagation Delay Time	$R_L = 500, \Omega,$	Clock	Any Q	4	14	ns
	LOW-to-HIGH Level Output	$C_L = 50 pF$	Olock	Ally Q	7		113
t <sub>PHL</sub>	Propagation Delay Time	7	Clock	Any Q	4	14	ns
	HIGH-to-LOW Level Output		CIUCK	Ally Q	4	14	115
t <sub>PZH</sub>	Output Enable Time		Output	Any Q	4	18	ns
	to HIGH Level Output		Control	Ally Q	4	10	115
t <sub>PZL</sub>	Output Enable Time		Output	A O	4	18	
	to LOW Level Output		Control	Any Q	4	16	ns
t <sub>PHZ</sub>	Output Disable Time		Output	Any Q	2	10	ns
	from HIGH Level Output		Control	Ally Q	2	10	115
t <sub>PLZ</sub>	Output Disable Time		Output	Any Q	3	12	ns
	from LOW Level Output		Control	Ally Q	3	12	115
t <sub>PHL</sub>	Propagation Delay Time		Class	A O	-	17	
	HIGH-to-LOW Level Output		Clear	Any Q	5	17	ns





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com